## Topic \#4

## Computer Arithmetic

## Major Goals

- To introduce two's complement numbers and their addition and subtraction.
- To introduce basic logic operations (AND, OR, logical shift) and hardware building blocks (AND, OR, NOT gates and multiplexor).
- To explain the construction of a 32-bit arithmetic logic unit (ALU) that performs AND, OR, add, and slt.
- To show algorithms that perform multiplication and division and hardware that implements these algorithms.
- To demonstrate floating-point representation and arithmetic operations.


## Numbers

- Bits are the basis for binary number representation in digital computers.
- Conventions are needed to define relationships between bit patterns and numbers, e.g., conversion between nonnegative (i.e., unsigned) binary and decimal numbers.
] However, things can get more complicated:
- How to represent negative numbers
- How to represent fractions and real numbers
- How to handle numbers that go beyond the representable range


## Words

- A MIPS word is a 32-bit pattern:

- A MIPS word can represent $2^{32}$ different 32-bit patterns.


## Possible Representations

$\square$ Three possibilities:

| Sign and Magnitude | One's Complement | Two's Complement |
| :---: | :---: | :---: |
| $000=+0$ | $000=+0$ | $000=+0$ |
| $001=+1$ | $001=+1$ | $001=+1$ |
| $010=+2$ | $010=+2$ | $010=+2$ |
| $011=+3$ | $011=+3$ | $011=+3$ |
| $100=-0$ | $100=-3$ | $100=-4$ |
| $101=-1$ | $101=-2$ | $101=-3$ |
| $110=-2$ | $110=-1$ | $110=-2$ |
| $111=-3$ | $111=-0$ | $111=-1$ |

$\square$ Issues:

- Balance
- Number of zeros
- Ease of arithmetic operations
- Which representation is the best? Why?


## Two's Complement Representation

- Bit 31 is called the sign bit:
- $\mathbf{0}$ for non-negative
- 1 for negative
- Largest integer represented by a MIPS word: $0111111111111111111111111111{1111_{\text {two }}=2,147,483,647_{\text {ten }}}$
- Smallest integer represented by a MIPS word: $10000000000000000000000000000000_{\text {two }}=-2,147,483,648_{\text {ten }}$
- All computers today use the two's complement representation for representing signed numbers.


## Decimal to Binary Conversion

$\square \quad$ Let -N be a negative decimal number.

- Steps:

1. Convert N to 32-bit binary representation (sign bit is 0 ).
2. I nvert all 32 bits (i.e., 1 to 0 and 0 to 1 ).
3. Add 1 to the inverted representation to obtain the two's complement representation of -N .

- Property used:

O The sum of a binary number ( $x$ ) and its inverted representation $(\bar{x})$ is $111 \ldots 111_{\text {two }}$, which represents -1 .

$$
x+\bar{x}=-1 \Rightarrow x+\bar{x}+1=0 \Rightarrow \bar{x}+1=-x
$$

## Binary to Decimal Conversion

- Method 1:

O Let $b_{i}$ denote the $i$ th bit of a negative number in two's complement representation.

- Decimal representation:

$$
b_{31} \times\left(-2^{31}\right)+b_{30} \times 2^{30}+b_{29} \times 2^{29}+\ldots+b_{1} \times 2^{1}+b_{0} \times 2^{0}
$$

- Method 2:
o Steps:

1. Invert all 32 bits.
2. Add 1 to the inverted pattern.
3. Compute decimal representation (let $b_{i}$ denote the $i$ th bit of the inverted number; $b_{31}$ must be 0 ):

$$
-\left(b_{30} \times 2^{30}+b_{29} \times 2^{29}+\ldots+b_{1} \times 2^{1}+b_{0} \times 2^{0}\right)
$$

## Signed and Unsigned Numbers

- Signed numbers refer to integers that can be negative or non-negative (cf. int in $\mathrm{C} / \mathrm{C}++$ ).
- Unsigned numbers refer to non-negative integers (cf. unsigned int in $\mathrm{C} / \mathrm{C}++$ ).
[] Operations for unsigned numbers:
O Comparison: sltu, sltiu
O Arithmetic: addu, addiu, subu
O Load: lbu


## Sign Extension

- The instruction lb copies a byte as a signed number into the 8 rightmost bits of a register and copies the sign bit repeatedly to fill the rest of the register.
- Conversion of 16-bit binary signed numbers into 32-bit numbers (in general $n$ bits to $>n$ bits) is done by filling the leftmost bits with the sign bit.
- Examples:
- 2 ( 16 bits -> 32 bits):

0000000000000010 -> 00000000000000000000000000000010

- -2 (16 bits -> 32 bits):

1111111111111110 -> 11111111111111111111111111111110

## Hexadecimal Numbers

] To avoid reading and writing long binary numbers, a higher base than binary that can be converted easily into binary is desirable.

- Since almost all computer data sizes are multiples of 4, hexadecimal (base 16) numbers are commonly used. Since base 16 is a power of 2 , we can simply convert by replacing each group of four bits by a single hexadecimal digit, and vice versa.
- Hexadecimal-to-binary conversion:

O $0_{\text {hex }}-9_{\text {hex }}$ for $0000_{\text {two }}-1001_{\text {two }}$
O $a_{\text {hex }}-f_{\text {hex }}$ for $1010_{\text {two }}-1111_{\text {two }}$

## Addition and Subtraction

- Addition:

O Digits are added bit by bit from right to left, with carries passed to the next digit to the left.

- Subtraction:
o Subtraction uses addition.
O The appropriate operand is negated before being added to the other operand.
- Overflow:

O The result is too large to fit into a word.

## Examples

$\square$ Addition $(7+6=13)$ :

$$
\begin{aligned}
& 00000000000000000000000000000111_{\mathrm{two}}=7_{\text {ten }} \\
& +00000000000000000000000000000110_{\mathrm{two}}=\sigma_{\text {ten }} \\
& =00000000000000000000000000001101_{\mathrm{two}}=13_{\mathrm{ten}}
\end{aligned}
$$

- Subtraction (7-6 = 1):

```
            00000000 0000 0000 00000000 0000 01111 two = 7 ten
+ 1111 1111 1111 1111 1111 1111 1111 1010 two = -6 ten
= 0000 0000 0000 000000000000 0000 00011 two = 1 1 ten
```


## Detecting Overflow

## Addition $(X+Y)$

- No overflow occurs when:
$O X$ and $Y$ are of different signs.
$\square$ Overflow occurs when:
$O X$ and $Y$ are of the same sign, but $X+Y$ is represented in a different sign.


## Subtraction (X - Y)

- No overflow occurs when:
$O X$ and $Y$ are of the same sign.
- Overflow occurs when:
$O X$ and $Y$ are of different signs, but $X-Y$ is represented in a different sign from $X$.


## Overflow Conditions

| Operation | Sign Bit of $X$ | Sign Bit of $Y$ | Sign Bit of Result |
| :---: | :---: | :---: | :---: |
| $X+Y$ | 0 | 0 | 1 |
| $X+Y$ | 1 | 1 | 0 |
| $X-Y$ | 0 | 1 | 1 |
| $X-Y$ | 1 | 0 | 0 |

## Effects of Overflow

[. When an overflow exception (or called interrupt) occurs: - Control jumps to a predefined address for handling the exception.

- The interrupted address is saved for possible resumption.

D Details of exception handling depend on software system and language:
O E.g., flight control system vs. homework assignment
] Some instructions are designed in the way that they do not cause exceptions on overflow (for efficiency), requiring the programmer to be responsible for using them correctly:
O E.g., addu, addiu, subu

## Logical Operations

- Some programs need to operate on fields of bits or even individual bits within a word.
- One class of such operations is called shifts. They move all the bits in a word to the left or to the right by a specified number of bits, filling the emptied bits with Os.
$\square$ Example:
- Original value: $00000000000000000000000000001101^{11 \text { two }}$
- Shifted value (shift left by 8; equivalent to multiplying it by 256):
$00000000000000000000110100000000_{\text {two }}$


## Shift I nstructions

- sll ('shift left logical') and srl ('shift right logical'):
- Example:
sll $\$ \mathrm{t} 2, \$ \mathrm{~s} 0,8 \quad \#$ \$t2 gets $\$ \mathrm{~s} 0 \ll 8$ bits

| op | rs | rt | rd |  | shamt |  | funct |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 16 | 10 | 8 | 0 |  |  |

- The encoding of sll is $\mathbf{0}$ in both the $\mathbf{O p}$ and funct fields.
- rd contains $\mathbf{\$ t 2}$; rt contains $\mathbf{\$ s} \mathbf{0}$; shamt contains 8.
- $\mathbf{r s}$ is not used, and thus is set to 0 .


## Logical AND Operation

- It is a bit-by-bit operation that leaves a 1 in the result only if both bits of the two operands are 1. A bit pattern, called mask, can be used in conjunction with AND to force Os where there is a 0 in the mask.
- Example: and $\$ t 0$, $\$ t 1, \$ t 2$ \# \$t0 gets $\$ \mathrm{t} 1$ AND $\$ \mathrm{t} 2$ o Source operands:
Content of \$t1: $00000000000000000011110000000000_{\text {two }}$ Content of \$t2: $00000000000000000000110100000000_{\text {two }}$ - Destination operand:

Content of \$t0: $00000000000000000000110000000000_{\text {two }}$
] andi ('and immediate'): one operand is a constant

## Logical OR Operation

- Similar to AND, it is a bit-by-bit operation that leaves a 1 in the result if either operand bit is a 1 .
- Example:
or $\$ \mathrm{t0} 0$, $\$ \mathrm{t} 1, \$ \mathrm{t} 2 \mathrm{\#}$ \$t0 gets $\$ \mathrm{t} 1 \mathrm{OR} \$ \mathrm{t} 2$
- Source operands:

Content of \$t1: $00000000000000000011110000000000_{\text {two }}$
Content of \$t2: $00000000000000000000110100000000_{\text {two }}$

- Destination operand:

Content of $\$ t 0: \quad 00000000000000000011110100000000_{\text {two }}$
] ori ('or immediate'): one operand is a constant

## Constructing an Arithmetic Logic Unit

- The arithmetic logic unit (ALU) of a computer is the hardware component that performs:
- Arithmetic operations (like addition and subtraction)
- Logical operations (likes AND and OR)

Processor

| ALU | Control Unit |
| :---: | :---: |
|  | Registers <br> \& Cache |

## Hardware Building Blocks for ALU

$\square$ AND gate:

$$
c=a \cdot b
$$


$\square$ OR gate:

$$
c=a+b
$$

- Inverter:

$$
\mathrm{c}=\overline{\mathrm{a}}
$$

- Multiplexor:

$$
c= \begin{cases}a & \text { if } d=0 \\ b & \text { if } d=1\end{cases}
$$

| $a$ | $b$ |  |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |


| a | b | $\mathrm{c}=\mathrm{a}+\mathrm{b}$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |


| $a$ | $c=\bar{a}$ |
| :---: | :---: |
| 0 | 1 |
| 1 | 0 |


| $d$ | $c$ |
| :---: | :---: |
| 0 | $a$ |
| 1 | $b$ |

## Some Basics of Logic Design

- Goal: To give a brief overview of logic design so that we can design the components of a computer (i.e., processor, memory, etc.).
- Reference: Appendix B (B.2-B.3) of textbook
- For those who are already familiar with logic design, this is an opportunity for you to refresh your memory.


## Digital Logic Circuits

- The electronics inside modern computers are digital. They operate with only two voltage levels of interest - hence the use of binary numbers.
- Two types of logic circuits:
- Combinational logic circuits:
- Logic circuits that do not have memory.
- The output depends only on the current input.
- Sequential logic circuits:
- Logic circuits that have memory.
- The output depends on both the current input and the value stored in memory (called state).
- We will focus on combinational circuits in this topic. Sequential logic circuits will be needed later.


## Truth Tables

] Since a combinational logic circuit contains no memory, it can be completely specified by defining the values of the outputs for each possible set of input values. Such a description is called a truth table.

- For a logic circuit with N inputs, there are $\mathbf{2}^{\mathrm{N}}$ entries in the truth table.
- Truth tables can completely describe any combinational logic function. However, truth tables grow in size quickly (exponential to $\mathbf{N}$ ) and may not be easy to understand.


## Example

] Consider a logic function with three inputs (A, B, C) and three outputs ( $\mathrm{D}, \mathrm{E}, \mathrm{F}$ ). Give the truth table that corresponds to the function with the following properties: $D$ is true if at least one input is true; $E$ is true if exactly two inputs are true; $F$ is true only if all three inputs are true.
] Answer:

| Inputs |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{F}$ |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 | 0 | 1 |

## Boolean Algebra

- Truth tables have scale-up problem. Another approach is to express the logic function using Boolean algebra.
- All variables have the values 0 or 1 .
- Three basic operators:
- AND operator: denoted as '.' as in A•B
- OR operator: denoted as ' + ' as in A+B
- NOT operator: denoted as ' ${ }^{-}$' as in $\bar{A}$
- Any logic function can be implemented using only AND, OR, and NOT operations. AND, OR, and NOT are said to form a complete set.


## Logic Equations

- Any set of logic functions can be written as a series of logic equations, each of which has an output on the left-hand side and a formula consisting of variables and the three operators (AND, OR, NOT) on the right-hand side.
- Examples:

$$
\begin{aligned}
& D=(A+\bar{B}) \cdot C \\
& E=(\overline{A \cdot C})+(\bar{B} \cdot C)
\end{aligned}
$$

## Several Laws in Boolean Algebra

- I dentity laws:

$$
A+0=A \quad A \cdot 1=A
$$

- Zero and one laws:

$$
A+1=1 \quad A \cdot 0=0
$$

- Inverse laws:

$$
A+\bar{A}=1 \quad A \cdot \bar{A}=0
$$

- Commutative laws:

$$
A+B=B+A \quad A \cdot B=B \cdot A
$$

- Associative laws:

$$
A+(B+C)=(A+B)+C \quad A \cdot(B \cdot C)=(A \cdot B) \cdot C
$$

- Distributive laws:

$$
A \cdot(B+C)=(A \cdot B)+(A \cdot C) \quad A+(B \cdot C)=(A+B) \cdot(A+C)
$$

## Example

] Consider a logic function with three inputs (A, B, C) and three outputs ( $D, E, F$ ). Show the logic equations for the logic function that has the following properties: $D$ is true if at least one input is true; $E$ is true if exactly two inputs are true; $F$ is true only if all three inputs are true.

- Answer:

$$
\begin{aligned}
& D=A+B+C \\
& E=((A \cdot B)+(A \cdot C)+(B \cdot C)) \cdot(\overline{A \cdot B \cdot C}) \\
& F=A \cdot B \cdot C
\end{aligned}
$$

## Gates

- Gates are basic building blocks for constructing logic circuits.
- Three basic gates that correspond to the three basic logic operations:
- AND gate
- OR gate
- NOT gate
] Standard representation:



## Combinational Logic

] Other than logic gates that are the most basic building blocks, there also exist some higher-level basic building blocks that are also commonly used:
o Decoders/ encoders

- Multiplexors
- Two-level logic and PLAs
- These building blocks can be implemented using AND, OR, and NOT gates.


## Decoders

- A decoder ( $\mathbf{N}$-to- $\mathbf{2}^{\mathbf{N}}$ decoder) is a logical block with an N -bit input and $2^{\mathrm{N}} 1$-bit outputs. The output that corresponds to the input bit pattern is true while all other outputs are false.
- Example (3-to-8 decoder):

- An encoder performs the inverse function of a decoder, taking $2^{\mathrm{N}}$ inputs and producing an N -bit output.


## Multiplexors

- A multiplexor (or selector) selects one of the data inputs as output by a control input value.
- A multiplexor can have an arbitrary number of data inputs:

O Two data inputs require one selector input.

- N data inputs require $\left\lceil\log _{2} \mathrm{~N}\right\rceil$ selector inputs.
- Example (2-input multiplexor):


$$
C=(A \cdot \bar{S})+(B \cdot S)
$$

## Two-Level Logic

- Any logic function can be expressed in a canonical form as a two-level representation:

O Every input is either a variable or its negated form.
o One level consists of AND gates only.

- The other level consists of OR gates only.
- Sum-of-products representation:
- E.g., $\quad E=(A \cdot B \cdot \bar{C})+(A \cdot C \cdot \bar{B})+(B \cdot C \cdot \bar{A})$
- More commonly used than product-of-sums representation.
- Product-of-sums representation:
- E.g., $\quad \mathrm{E}=(\overline{\mathrm{A}}+\overline{\mathrm{B}}+\mathrm{C}) \cdot(\overline{\mathrm{A}}+\overline{\mathrm{C}}+\mathrm{B}) \cdot(\overline{\mathrm{B}}+\overline{\mathrm{C}}+\mathrm{A})$


## Example

. Show the sum-of-products representation for the following truth table:

| Inputs |  |  | Output |
| :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{D}$ |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

- Answer:

$$
\mathrm{D}=(\overline{\mathrm{A}} \cdot \overline{\mathrm{~B}} \cdot \mathrm{C})+(\overline{\mathrm{A}} \cdot \mathrm{~B} \cdot \overline{\mathrm{C}})+(\mathrm{A} \cdot \overline{\mathrm{~B}} \cdot \overline{\mathrm{C}})+(\mathrm{A} \cdot \mathrm{~B} \cdot \mathrm{C})
$$

- Only those table entries for which the output is 1 generate corresponding terms in the equation.


## Programmable Logic Arrays

- A programmable logic array (PLA) is a gate-level implementation of the two-level representation for any set of logic functions, which corresponds to a truth table with multiple output columns.
- A PLA corresponds to the sum-of-products representation.



## Example - Problem

] Show a PLA implementation of this example:

| Inputs |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{F}$ |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 | 0 | 1 |

## Example - Answer

- There are seven unique product terms with at least one true value in the output section, and hence there are seven columns in the AND plane. There are three inputs and hence the number of rows in the AND plane is three.

- There are three outputs and hence the number of rows in the OR plane is three.


## Example - Answer (cont'd)

] An equivalent PLA representation:


## Read-Only Memories

- A read-only memory (ROM) is a memory which has a set of locations that can be read.
- Like PLA, a ROM can implement any set of logic functions:
- I nputs: address lines that specify a memory location
- Outputs: bits that hold the content of the specified memory location
- A ROM can represent a set of logic functions directly from the truth table. For M inputs and N logic functions, we need a ROM with:
- Height (i.e., number of addressable entries) $=2^{M}$
- Width (i.e., number of output bits) $=\mathrm{N}$


## Read-Only Memories

- Typically, the contents of the memory locations in a ROM are fixed at the time the ROM is created, and hence it is read-only storage.
- Programmable ROMs (PROMs): ROMs that can be programmed electronically when a designer knows their contents.
- Erasable PROMs (EPROMs): PROMs that require a relatively slow erasure process (e.g., using UV light).


## - ROMs vs. PLAs:

O ROMs are fully decoded: they contain a full output word for every possible input combination. PLAs are only partially decoded.
O PLAs are generally more efficient for implementing logic functions because they have fewer terms.
o ROMs are better if the logic functions change over time.

## Don't Cares

[. In implementing combinational logic functions, there are situations when we do not care what the value of some input or output is. Such situations are referred to as don't cares and are represented by ' X ' in the truth table.
] Two types: input don't cares and output don't cares
. Don't cares are important because they make it easier to optimize the implementation of a logic function.

## Example - Problem

- Suppose a logic function is represented by the following truth table with output don't cares, which has seven product terms:

| Inputs |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{F}$ |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | X |
| 1 | 0 | 0 | 1 | 1 | X |
| 1 | 0 | 1 | 1 | 1 | X |
| 1 | 1 | 0 | 1 | 1 | X |
| 1 | 1 | 1 | 1 | 1 | X |

Simplify the truth table to minimize the number of product terms.

## Problem - Answer

] The following simplified truth table requires a PLA with only four product terms.

| Inputs |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{F}$ |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 |
| $X$ | 1 | 1 | 1 | 1 | $X$ |
| 1 | $X$ | $X$ | 1 | 1 | $X$ |

## Constructing an Arithmetic Logic Unit

- Since a word in MIPS is 32 bits wide, we need a 32-bit ALU.
- Assumption: we can build a 32-bit ALU by connecting 32 1-bit ALUs together.
- 1-bit logical unit for AND and OR:

- A multiplexor selects the appropriate result depending on the operation specified.


## 1-Bit Aclder

- Inputs:

O Two inputs for operands
O One input for carry from right neighbor

[ This is also called a full adder or a $(3,2)$ adder (because it has 3 inputs and 2 outputs).

## Truth Table and Logic Equations for 1-Bit Adder

- Truth table:

| I nputs |  |  | Outputs |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{a}$ | $\mathbf{b}$ | Carryl n | CarryOut | SumOut |  |
| 0 | 0 | 0 | 0 | 0 | $0+0+0=00_{\text {two }}$ |
| 0 | 0 | 1 | 0 | 1 | $0+0+1=01_{\text {two }}$ |
| 0 | 1 | 0 | 0 | 1 | $0+1+0=01_{\text {two }}$ |
| 0 | 1 | 1 | 1 | 0 | $0+1+1=10_{\text {two }}$ |
| 1 | 0 | 0 | 0 | 1 | $1+0+0=01_{\text {two }}$ |
| 1 | 0 | 1 | 1 | 0 | $1+0+1=10_{\text {two }}$ |
| 1 | 1 | 0 | 1 | 0 | $1+1+0=10_{\text {two }}$ |
| 1 | 1 | 1 | 1 | 1 | $1+1+1=11_{\text {two }}$ |

- Logic equations:

CarryOut $=(\mathrm{b} \cdot$ Carryln $)+(\mathrm{a} \cdot$ Carryln $)+(\mathrm{a} \cdot \mathrm{b})+(\mathrm{a} \cdot \mathrm{b} \cdot$ Carryln $)$

$$
=(b \cdot \text { Carryln })+(a \cdot \text { Carryln })+(a \cdot b)
$$

SumOut $=(\bar{a} \cdot \bar{b} \cdot \overline{\text { Carryln }})+(\bar{a} \cdot b \cdot \overline{\text { Carryln }})+(\bar{a} \cdot \bar{b} \cdot$ Carryln $)$ + (a.b.Carryln)

## Hardware I mplementation of 1-Bit Adder

- CarryOut bit:

[] SumOut bit:


## 1-Bit ALU (AND, OR, and Addlition)



## 32-Bit ALU

- Ripple carry organization of a 32-bit ALU constructed from 32 1-bit ALUs:
- A single carry out of the least significant bit (ResultO) could ripple all the way through the adder, causing a carry out of the most significant bit (Result31).

O There exist more efficient implementations (based on the carry lookahead idea).


## Subtraction

- Subtraction is the same as adding the negative version of an operand.
- Shortcut for negating a two's complement number:

O Invert each bit (to get the one's complement representation).
○ Add 1.

- An adder can be used for both addition and subtraction. A 2:1 multiplexor is used to choose between an operand (for addition) and its negative version (for subtraction).


## 1-Bit ALU (AND, OR, Addition, and Subtraction)

- Binvert is the selector input of a multiplexor that chooses between addition and subtraction.

- To connect 32 of these 1-bit ALUs to form a 32-bit ALU, the Carryln input of the least significant bit is set to 1 when subtraction is performed (needed for the second step in computing a two's complement number).


## Carry Lookahead

- Using the ripple carry adder, the carry has to propagate from the least significant bit to the most significant bit in a sequential manner, passing through all the 32 1-bit adders one at a time. This is too slow for time-critical hardware.
- Key idea behind fast carry schemes without the ripple effect:

Carryln2 $=(\mathrm{b} 1 \cdot$ Carryln1 $)+(\mathrm{al} \cdot$ Carryln1 $)+(\mathrm{al} \cdot \mathrm{b} 1)$
Carryln1 $=(b 0 \cdot$ CarrylnO $)+(a 0 \cdot$ Carryln 0$)+(a 0 \cdot b 0)$

- Substituting the latter into the former, we have:

$$
\begin{aligned}
\text { Carryln2 }= & (\mathrm{al} \cdot \mathrm{aO} \cdot \mathrm{b0})+(\mathrm{al} \cdot \mathrm{a0} \cdot \text { Carryln0 })+(\mathrm{al} \cdot \mathrm{b0} \cdot \text { Carryln0 }) \\
& +(\mathrm{b1} \cdot \mathrm{a0} \cdot \mathrm{b0})+(\mathrm{bl} \cdot \mathrm{a0} \cdot \text { Carryln0 })+(\mathrm{b1} \cdot \mathrm{b0} \cdot \text { Carryln0 }) \\
& +(\mathrm{al} \cdot \mathrm{b1})
\end{aligned}
$$

O Other Carryln bits can also be expressed using Carrylno.

